发明名称 Background calibration technique for pipelined A/D converters using simplified histogram-based testing
摘要 A method and apparatus are provided for calibrating a multi-stage A/D converter, such as a pipelined A/D converter. The method and apparatus are based on estimating the bounds of histograms of codes from various stages in the A/D converter. Known approaches were effective in calibrating A/D converters but during bound estimation suffered from lock-up conditions from which it could not recover. Embodiments of the present invention describe two mechanisms for recovering from lock-up conditions and a mechanism for fast locking. If neither a gross lock-up condition nor a fine lock-up condition is detected, the estimated bound is modified based on a comparison of a current digital residue with a fast lock value and a bound window. A discontinuity in the transfer characteristic of the A/D converter can then be removed based on the estimated bound.
申请公布号 US7460045(B1) 申请公布日期 2008.12.02
申请号 US20070839097 申请日期 2007.08.15
申请人 PMC-SIERRA, INC. 发明人 CARTINA DRAGOS
分类号 H03M1/10 主分类号 H03M1/10
代理机构 代理人
主权项
地址
您可能感兴趣的专利