| 摘要 |
PROBLEM TO BE SOLVED: To provide a shared memory switching circuit which can be released into the market early and increase memory capacity at a low cost. SOLUTION: An FPGA is equipped with a first selector 26 and a second selector 27. When a first CPU 11 and a second CPU 21 use a first shared memory 22, a first INTR and a first BUSYR are selected by the first selector 26 and outputted to the first CPU, and a first INTL and a first BUSYL are selected by the second selector 27 and outputted to the second CPU. When the first CPU 11 and the second CPU 21 use a second shared memory 24, a second INTR and a second BUSYR are selected by the first selector 26 and outputted to the first CPU, and a second INTL and a second BUSYL are selected by the second selector 27 and outputted to the second CPU. COPYRIGHT: (C)2009,JPO&INPIT
|
