发明名称 Alignment and Deskew For Multiple Lanes of Serical Interconnect
摘要 Methods and apparatus are provided for data communication between a transmitter and receiver over a plurality of serial links, which cause the transmitter to send serialized groups of bits down each lane, in such a way that the first bit of each group (each lane) is guaranteed to arrive in the correct order at the receiving end. Various embodiments of the present invention include declaring a budget for the maximum skew between lanes. In such embodiments, subsequent to determining the skew budget between lanes, the data to be transmitted is divided into groups of N bits, where N is any convenient number larger than M times S, with M being the number of lanes and S being the budgeted skew, in bit times.
申请公布号 US2008279224(A1) 申请公布日期 2008.11.13
申请号 US20060092200 申请日期 2006.11.02
申请人 KONINKLIJKE PHILIPS ELECTRONICS N.V. 发明人 PONTIUS TIM
分类号 H04J3/06;H04L7/00 主分类号 H04J3/06
代理机构 代理人
主权项
地址