发明名称 LAYOUT DESIGN METHOD AND LAYOUT DESIGN DEVICE
摘要 PROBLEM TO BE SOLVED: To provide a layout design method and a layout design device, detecting a signal transferred between a plurality of power reception/supply areas to prevent occurrence of unpredictable timing violation in an actual device. SOLUTION: A circuit cell operating by receiving supply of corresponding power is disposed in each of the plurality of power reception/supply areas, first layout data including information of connection between the circuit cells are produced, an addition cell is disposed between the circuit cells such that a circuit satisfies specifications of operation timing, second layout data including power reception/supply area information showing an area of the plurality of power reception/supply areas including each of the circuit cell and the addition cell, and the information of connection between the circuit cell and the addition cell are produced, the first layout data and the second layout data are compared to know the addition cell, and a part wherein the signal is transferred between the different power reception/supply areas between a driver cell and a receiver cell to be connected to the stages subsequent to and prior to the addition cell is extracted. COPYRIGHT: (C)2009,JPO&INPIT
申请公布号 JP2008262268(A) 申请公布日期 2008.10.30
申请号 JP20070102673 申请日期 2007.04.10
申请人 KAWASAKI MICROELECTRONICS KK 发明人 AZUMA TATSUYA
分类号 G06F17/50;H01L21/82;H01L21/822;H01L27/04 主分类号 G06F17/50
代理机构 代理人
主权项
地址
您可能感兴趣的专利