发明名称 MASK PATTERN CORRECTION METHOD AND METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE
摘要 <P>PROBLEM TO BE SOLVED: To provide a method of correcting a mask pattern achieving a uniform gate dimension even in an environment in which an amount of step is different, depending on the size of an active area and the type of a transistor to be formed. <P>SOLUTION: In the pattern correction method for the mask pattern to be formed on an exposure mask, the amount of correction to be applied to the mask pattern is specified for each size of the active area where the mask pattern is transferred. The mask pattern is corrected on the basis of the specified amount of correction. <P>COPYRIGHT: (C)2009,JPO&INPIT
申请公布号 JP2008249872(A) 申请公布日期 2008.10.16
申请号 JP20070089169 申请日期 2007.03.29
申请人 FUJITSU MICROELECTRONICS LTD 发明人 TERAHARA MASANORI
分类号 G03F1/36;G03F1/68;G03F1/70;H01L21/027;H01L21/82;H01L21/822;H01L27/04 主分类号 G03F1/36
代理机构 代理人
主权项
地址