发明名称 |
STRUCTURE OF SEMICONDUCTOR DEVICE PACKAGE AND METHOD OF THE SAME |
摘要 |
<P>PROBLEM TO BE SOLVED: To provide a semiconductor device package with good CTE performance and a contraction size providing board-level reliability having satisfactory temperature cycle. <P>SOLUTION: The semiconductor device package comprises a substrate 102 with a pre-formed die receiving cavity 105 and a terminal contact metal pad 112 formed within an upper surface. At lease a first die 104 is disposed within the die receiving cavity. A first dielectric layer 110 is formed on the first die and the substrate, and refilled into a gap between the first die and the substrate to absorb thermal mechanical stress there between. A first re-distribution layer (RDL) 114 is formed on the first dielectric layer and coupled to the first die. A second dielectric layer 116 is formed on the first RDL, and then a second die 120 is disposed on the second dielectric layer and surrounded by core pastes 124 having through holes 126 thereon. A second re-distribution layer (RDL) 128 is formed on the core pastes to fill the through holes, and then a third dielectric layer 130 is formed on the second RDL. <P>COPYRIGHT: (C)2009,JPO&INPIT |
申请公布号 |
JP2008252087(A) |
申请公布日期 |
2008.10.16 |
申请号 |
JP20080058397 |
申请日期 |
2008.03.07 |
申请人 |
ADVANCED CHIP ENGINEERING TECHNOLOGY INC |
发明人 |
YANG WEN-KUN;CHII-MIN CHEN;HSU HSIEN-WEN |
分类号 |
H01L25/065;H01L23/12;H01L25/07;H01L25/18 |
主分类号 |
H01L25/065 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|