发明名称 Asynchronous control circuit with symmetric forward and reverse latencies
摘要 One embodiment of the present invention provides a control queue for an asynchronous circuit that includes a number of control modules coupled together linearly to form the control queue. These control modules include a prior module, a present module, and a next module. The present module is configured to receive one or more forward-going inputs from the prior module and one or more reverse-going inputs from the next module. The present module asynchronously generates one or more forward-going outputs to the next module and one or more reverse-going outputs to the prior module. The modules within the control queue are constructed so that the latency of the forward-going signals through the control queue is equal to the latency of the reverse-going signals through the control queue.
申请公布号 US7436861(B2) 申请公布日期 2008.10.14
申请号 US20020268056 申请日期 2002.10.09
申请人 SUN MICROSYSTEMS, INC. 发明人 JONES IAN W.
分类号 H04J99/00;G06F5/08;H03K19/00;H04L5/00;H04L12/56;H04L25/30 主分类号 H04J99/00
代理机构 代理人
主权项
地址