发明名称 DIGITAL ANALOG CONVERTER
摘要 PURPOSE:To eliminate the time difference of L, RCH outputs by providing a hold device holding voltages of L, RCH in response to the output of L, R channel CH of a D/A converter, and a signal hold device to either of the channels. CONSTITUTION:A signal inputted to a D/A converter 1 is separated into L and RCH signals, they pass respectively through amplifiers 4, 6 and held to voltage hold capacitors C10, 11 in response to the input signal respectively via switch SW8, 9 switched alternately by control signals 12, 13. The voltage of LCH subject to holding (10) is held to a signal holding C17 via a buffer amplifier 5 through an SW16 switched in synchronizing with an SW9 of the RCH. The voltage of RCH held in the C11 is outputted through a buffer amplifier 7 and an LPF3 and the signal of LCH held in the C17 passes through a buffer amplifier 15 and the LPF2, and outputted without time difference with the signal of RCH.
申请公布号 JPS60260231(A) 申请公布日期 1985.12.23
申请号 JP19840115947 申请日期 1984.06.06
申请人 MATSUSHITA DENKI SANGYO KK 发明人 MIZUKAMI TOSHIHIKO
分类号 H03M1/66;H04S7/00 主分类号 H03M1/66
代理机构 代理人
主权项
地址