发明名称 |
High voltage decoder |
摘要 |
A high voltage CMOS decoder and level translator for use in conjunction with EPROMS and EEPROMS utilizes additional series coupled field effect transistors maintained in an on condition so a to prevent the voltage across the pull-up and pull-down field effect transistors from exceeding their break down voltages. For example, in addition to a pull-up P-channel field effect transistor and a pull-down N-channel field effect transistor in the output inverter circuit, additional P-channel and N-channel field effect transistors are coupled in series between the pull-up and pull-down transistors to maintain the voltage across the pull-up and pull-down transistors from exceeding there breakdown voltages.
|
申请公布号 |
US4689504(A) |
申请公布日期 |
1987.08.25 |
申请号 |
US19850811227 |
申请日期 |
1985.12.20 |
申请人 |
MOTOROLA, INC. |
发明人 |
RAGHUNATHAN, KUPPUSWAMY;JORVIG, JEFFREY R.;SMITH, STEPHEN L. |
分类号 |
G11C16/12;H03K3/356;(IPC1-7):H03K17/687;H03K19/092 |
主分类号 |
G11C16/12 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|