发明名称 Low Power Mode Fault Recovery Method, System and Apparatus
摘要 A semiconductor integrated circuit device uses two keeper cells per configuration and/or enable bit as dual redundant storage with error detection thereof. One of the two keeper cells stores a logic level and the other keeper cell stores the inverse of that logic level before the integrated circuit device goes into a low power mode. An exclusive OR (XOR) is performed on the outputs of the two keeper cells (a keeper cell pair) such that if the two keeper cells of the keeper cell pair do not have opposite logic levels stored therein, then the respective XOR outputs an error signal for that keeper cell pair and the error signal is used to force the integrated circuit device out of the low power mode, depending on software control, with or without disturbing input-output (I/O) configuration control and data states present at the time the low power mode was entered.
申请公布号 US2008238472(A1) 申请公布日期 2008.10.02
申请号 US20080017521 申请日期 2008.01.22
申请人 MICROCHIP TECHNOLOGY INCORPORATED 发明人 SIMMONS MICHAEL
分类号 H03K19/007 主分类号 H03K19/007
代理机构 代理人
主权项
地址