发明名称 |
CONCURRENT READING OF STATUS REGISTERS |
摘要 |
Status information comprising data not stored in a memory array is efficiently read from a plurality of parallel memory devices sharing an N-bit data bus by configuring each memory device to drive the status information on a different subset M of the N bits, and tri-state the remaining N-M bits. Each memory device is additionally configured to drive zero, one or more data strobes associated with the subset M, and tri-state the remaining data strobes. A memory controller may simultaneously read status information from two or more memory devices in parallel, with each memory device driving a separate subset M of the N-bit bus. Each memory device may serialize the status information, and drive it on the subset M of the bus in burst form. Each memory device may include a configuration register initialized by a memory controller to define its subset M.
|
申请公布号 |
WO2008045856(B1) |
申请公布日期 |
2008.10.02 |
申请号 |
WO2007US80779 |
申请日期 |
2007.10.09 |
申请人 |
QUALCOMM INCORPORATED;WOLFORD, BARRY JOE;SULLIVAN, JAMES EDWARD |
发明人 |
WOLFORD, BARRY JOE;SULLIVAN, JAMES EDWARD |
分类号 |
G11C8/12;G11C11/408;G11C11/409 |
主分类号 |
G11C8/12 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|