发明名称 INTERFACE CIRCUIT, MEMORY INTERFACE SYSTEM, AND DATA RECEPTION METHOD
摘要 An interface circuit is disclosed that can include a delay circuit that generates a delay signal obtained by delaying a data strobe signal; a first logical circuit that performs a logical operation of on the data strobe signal and the delay signal, and outputs an operation result as a first strobe signal; a second logical circuit that receives the first strobe signal and generates a second strobe signal that is complementary to the first strobe signal; a first latch circuit that latches a data signal based on the first strobe signal; and a second latch circuit that latches the data signal based on the second strobe signal.
申请公布号 US2008239843(A1) 申请公布日期 2008.10.02
申请号 US20080058121 申请日期 2008.03.28
申请人 FUJITISU LIMITED 发明人 FUJIWARA SUSUMU
分类号 G11C7/00 主分类号 G11C7/00
代理机构 代理人
主权项
地址