摘要 |
A hybrid memory interconnect system involving flexible cable and board interconnects is provided for improved memory bandwidth and power efficiency performance. To this purpose, signals between a microprocessor chip and one or more memory chips are routed via separate conductive paths, e.g. flexible cable for high-speed signals and conventional board interconnects for low-speed signals. The memory chips may be connected to a flexible cable and a supporting printed circuit board in various ways.
|