发明名称 System and Method for Adaptive Run-Time Reconfiguration for a Reconfigurable Instruction Set Co-Processor Architecture
摘要 A method for adaptive runtime reconfiguration of a co-processor instruction set, in a computer system with at least a main processor communicatively connected to at least one reconfigurable co-processor, includes the steps of configuring the co-processor to implement an instruction set comprising one or more co-processor instructions, issuing a co-processor instruction to the co-processor, and determining whether the instruction is implemented in the co-processor. For an instruction not implemented in the co-processor instruction set, raising a stall signal to delay the main processor, determining whether there is enough space in the co-processor for the non-implemented instruction, and if there is enough space for said instruction, reconfiguring the instruction set of the co-processor by adding the non-implemented instruction to the co-processor instruction set. The stall signal is cleared and the instruction is executed.
申请公布号 US2008215854(A1) 申请公布日期 2008.09.04
申请号 US20080121542 申请日期 2008.05.15
申请人 发明人 ASAAD SAMEH W.;HOFMANN RICHARD GERARD
分类号 G06F9/312 主分类号 G06F9/312
代理机构 代理人
主权项
地址