发明名称 Semiconductor device having a triple gate transistor and method for manufacturing the same
摘要 In a semiconductor capable of reducing NBTI and a method for manufacturing the same, a multi-gate transistor includes an active region, gate dielectric, channels in the active region, and gate electrodes, and is formed on a semiconductor wafer. The active region has a top and side surfaces, and is oriented in a first direction. The gate dielectric is formed on the top and side surfaces of the active region. The channels are formed in the top and side surfaces of the active region. The gate electrodes are formed on the gate dielectric corresponding to the channels and aligned perpendicular to the active region such that current flows in the first direction. In one aspect of the invention, an SOI layer having a second orientation indicator in a second direction is formed on a supporting substrate having a first orientation indicator in a first direction. A multi-gate transistor is formed on the SOI layer. The first direction and the second direction are the same, or the first direction is at 45 degrees with respect to the second direction. In another aspect of the invention, the intersection of the top and side surfaces of the active region are curved, further reducing NBTI. In another aspect of the invention, a multi-gate transistor is formed on a shallow trench isolation region of a bulk wafer.
申请公布号 US2008211022(A1) 申请公布日期 2008.09.04
申请号 US20080008232 申请日期 2008.01.09
申请人 SAMSUNG ELECTRONICS CO., LTD. 发明人 MAEDA SHIGENOBU;YANG JEONG HWAN;CHOI JUNGA
分类号 H01L29/00;H01L21/336;H01L29/04;H01L29/10;H01L29/786;H01L31/036;H01L47/00 主分类号 H01L29/00
代理机构 代理人
主权项
地址
您可能感兴趣的专利