Testing of a system-on-a-chip having a programmable section and a plurality of high-speed interfaces

摘要

Testing of a system-on-a-chip having a programmable section and a plurality of high-speed interfaces begins by configuring the programmable section to support a 1^st level testing of the plurality of high-speed interfaces. The testing continues by testing one of the plurality of high-speed interfaces at the 1^st level of testing via the programmable section. The testing continues by evaluating the tested performance characteristics in accordance with the prescribed performance characteristics of the standard to determine whether the one of the plurality of high-speed interfaces conforms with the standard requirements. When the one of the plurality of high-speed interfaces conforms with the standard requirements, the plurality of high-speed interfaces are configured for a 2^nd level testing, where the 1^st level testing is more stringent than the 2^nd level testing. The testing continues by testing, at the 2^nd level, remaining ones of the plurality of high-speed interfaces.