摘要 |
A volatile field programmable gate array (FPGA 1) having a configurable logical structure portion (3) that is configurable with encrypted configuration data stored external to the FPGA in configuration data memory (4). On FPGA reconfiguration, for example on power-up, the encrypted configuration data is supplied to an input (8) of the FPGA 1. In the FPGA 1, the configuration data is first decrypted by a decryption algorithm embedded in logic (5), the algorithm using as an operand a decryption key stored in the FPGA in a non-volatile memory (6), for example EEPROM. The decrypted configuration data is then distributed within the volatile functional portion (3) of the FPGA (1) in a conventional manner. The functional portion may be SRAM. With this design, unauthorized reading of the configuration data of the FPGA (1) by observation of the stream of configuration data transmitted to the FPGA (1) from the external memory (4), for example during power-up, will only result in encrypted configuration data being obtained. In this way, the design affords enhanced security against the loss of commercially valuable intellectual property and confidential information constituted by the unencrypted configuration data. <IMAGE> |