发明名称 LAMINATE STRUCTURE OF SEMICONDUCTOR CHIP, MEMORY CARD, AND PROCESS FOR MANUFACTURING LAMINATE STRUCTURE OF THE SEMICONDUCTOR CHIP
摘要 <P>PROBLEM TO BE SOLVED: To provide a mounting structure of a semiconductor chip in which a larger number of semiconductor chips can be laminated, as compared to those of prior art. <P>SOLUTION: The laminate structure of a semiconductor chip comprises a plurality of laminated semiconductor chips 5, and a plurality of planar substrates 7 for holding the semiconductor chips 5, respectively. At least two of the substrates 7 are arranged at the ends of the semiconductor chip 5 where the inner end faces 70 oppose each other, and at least one semiconductor chip 5<SB>1</SB>of two semiconductor chips 5 held respectively, by the two substrates 7 is held, at one end thereof, by only one substrate 7b<SB>1</SB>. The semiconductor chips 5<SB>1</SB>are stacked so that its entirety or a part in a space 17 formed by a plane M, including the lower surface 16 of a substrate 7a<SB>1</SB>and a plane L that includes the lower surface 5b of a semiconductor chip 5<SB>2</SB>on the inside of the inner end face 70 of the substrate 7a<SB>1</SB>. <P>COPYRIGHT: (C)2008,JPO&INPIT
申请公布号 JP2008192662(A) 申请公布日期 2008.08.21
申请号 JP20070022533 申请日期 2007.02.01
申请人 MATSUSHITA ELECTRIC IND CO LTD 发明人 GOKAN MANABU;NAKABASHI AKIHISA;NAGAI KOICHI;SUZUKI NAOKI
分类号 H01L25/065;H01L25/07;H01L25/18 主分类号 H01L25/065
代理机构 代理人
主权项
地址