Clock Pulse Duty Cycle Control Circuit for a Clock Fanout Chip

摘要

A clock pulse duty cycle control circuit for receiving an input clock signal and for providing an output clock signal having a desired duty cycle. An error signal generator includes a differential integrator that is connected to receive the output clock signal. The differential integrator integrates the output clock signal to produce a time-varying DC error signal representative of a difference between the output clock signal duty cycle and the desired duty cycle. A duty cycle corrector includes a differential integrator connected to receive the input clock signal and the error signal. The differential integrator integrates the input clock signa to produce a correction stage clock signal. The differential integrator causes the slopes of the input clock signal edges to be adjusted as a function of the error signal. A buffer including a high gain amplifier is connected to receive the correction stage clock signal and squares the edges of the clock signal to produce the output clock signal.