发明名称 ON-CHIP DECOUPLING CAPACITOR SYSTEM WITH PARALLEL FUSE
摘要 <p>An-on-chip decoupling capacitor system for an integrated circuit comprises parallel capacitive and fusible paths between power and ground. The capacitive path includes a field-effect-transistor based capacitor and another "capacitive-path" transistor in series with the capacitor. The fusible path includes an electromigratable fuse and a "fusible-path" transistor in series with the fuse. The capacitive-path transistor, which is controlled by the voltage at a "fusible-path" node between the fuse and the fusible-path transistor, is on during normal operation. The fusible-path transistor, which is controlled by the voltage at a "capacitive-path" node between the capacitor and the capacitive-path transistor, is off during normal operation. During normal operation, the capacitor provides local voltage regulation by sinking charge during voltage surges and supply charge during voltage drops. In the event of the capacitor is shorted due to a dielectric breakdown, the series capacitive-path transistor serves as a current limiter. A rise in voltage at the capacitive-path node turns on the fusible-path transistor-urging current through the fuse. Electromigration causes the fuse to break. This drops the voltage at the fusible-path node so that the capacitive-path transistor is turned off. At this point, there is no current through either path and the decoupling capacitor system is functionally removed from the incorporating integrated circuit.</p>
申请公布号 EP1142119(B1) 申请公布日期 2008.08.20
申请号 EP20000968442 申请日期 2000.09.28
申请人 NXP B.V. 发明人 LIN, XI-WEI
分类号 H01L27/04;H03K19/003;H01L21/822;H01L23/525;H01L27/06;H02H3/02 主分类号 H01L27/04
代理机构 代理人
主权项
地址