摘要 |
A cache memory circuit is provided for use in a data processing apparatus. The cache has a memory array and circuitry for receiving both a transaction input signal and a priority input signal. The priority input signal provides priority information with regard to one or more of the cache transactions received in the transaction input signal. A cache controller is provided for servicing the cache transactions. The cache controller is responsive to the priority input signal to control servicing for at least one of the cache transactions in dependence upon the priority information.
|