发明名称 METHODS OF FABRICATING INTEGRATED CIRCUIT DEVICES INCLUDING CAPACITORS HAVING HIGH-ASPECT RATIO SUPPORT PATTERNS AND RELATED DEVICES
摘要 A method of fabricating an integrated circuit device includes forming a plurality of lower capacitor electrodes vertically extending from a substrate. The plurality of lower capacitor electrodes respectively include an inner sidewall and an outer sidewall. At least one support pattern is formed vertically extending between ones of the plurality of lower capacitor electrodes from top portions thereof opposite the substrate and along the outer sidewalls thereof towards the substrate to a depth that is greater than a lateral distance between adjacent ones of the plurality of lower capacitor electrodes. A dielectric layer is formed on the support pattern and on outer sidewalls of the plurality of lower capacitor electrodes, and an upper capacitor electrode is formed on the dielectric layer. Related devices are also discussed.
申请公布号 US2008186648(A1) 申请公布日期 2008.08.07
申请号 US20080021929 申请日期 2008.01.29
申请人 SAMSUNG ELECTRONICS CO., LTD. 发明人 CHOI YONG-HEE;CHO YOUNG-KYU;CHO SUNG-II;LIM SEOK-HYUN
分类号 H01G4/008;H01G7/00 主分类号 H01G4/008
代理机构 代理人
主权项
地址