发明名称 Asynchronous communication among hardware object nodes in IC with receive and send ports protocol registers using temporary register bypass select for validity information
摘要 Embodiments of the invention are directed to an integrated circuit including a communication network that interconnects individual object nodes. The nodes include a receiving port and a sending port, each structured to send messages along communication pathways, which are connected between a sending and a receiving port. Individual communication pathways may operate at different clock frequencies from one another and messages sent along them may be asynchronous from one node to another. Sending ports are structured to stall until the sending port receives notice that the receiving port is able to accept a message. Additionally, sending ports include protocol information that eliminates the necessity for message timing oversight, and instead, the delivery of each message is made on the local level independent of the operating speed of the port's attached processor or of the communication network itself. Messages may be sent across clock boundaries without data loss.
申请公布号 US7409533(B2) 申请公布日期 2008.08.05
申请号 US20060326701 申请日期 2006.01.06
申请人 AMBRIC, INC. 发明人 JONES ANTHONY MARK
分类号 G06F15/17;G06F5/08;G06F17/50 主分类号 G06F15/17
代理机构 代理人
主权项
地址