摘要 |
Interfaces, arrangements, and methods for controlling flash memory devices in a multiple device system without increasing the pin count are disclosed. In one embodiment, the system includes first and second flash memory devices and a memory controller. The first memory device receives a configuration signal from a memory controller, and generates a registered signal from the configuration signal for the second memory device. The registered signal may also be provided to the memory controller from a last of the multiple memory devices. The memory controller communicates with the memory devices via an interface that includes a plurality of parallel input/output (I/O) terminals coupled to each of memory device and a serially-connected control terminal. The parallel I/O terminals generally include one or more data I/O terminals configured to transmit data (including parametric data) and commands, a clock terminal configured to receive a clock signal, and a write protect terminal configured to receive a write protection signal. |