发明名称
摘要 <P>PROBLEM TO BE SOLVED: To provide an integral photometric circuit in which deterioration of photometric characteristics can be avoided by decreasing integral errors by a switching element when a photo current decreases due to reduction of a photodiode receiving surface area. <P>SOLUTION: The photometric circuit comprises a photodiode 1, a bias setting unit 4 which sets a bias of the photodiode 1 as approximately 0 or a reverse bias, a current amplifying part 3 which amplifies a current output from the photodiode 1 which bias is set as approximately 0 or a reverse bias, and an integration output part 2 which integrates the amplified output current by the current amplifying part 3, and outputs a signal corresponding to the amount of receiving light by the photodiode. <P>COPYRIGHT: (C)2004,JPO
申请公布号 JP4127480(B2) 申请公布日期 2008.07.30
申请号 JP20020120475 申请日期 2002.04.23
申请人 发明人
分类号 G01J1/44;G03B7/08;H01L31/10;H03F3/08 主分类号 G01J1/44
代理机构 代理人
主权项
地址
您可能感兴趣的专利