WAFER LEVEL CHIP PACKAGE AND A METHOD OF FABRICATING THEREOF

摘要

Wafer level chip packages including risers (230) having sloped sidewalls (206) with conductive lines (240) on the sloped sidewalls and methods of fabricating such chip packages are disclosed. The inventive wafer level chip packages may advantageously be used in various microelectronic assemblies.