发明名称 Multiple point gate oxide integrity test method and system for the manufacture of semiconductor integrated circuits
摘要 A method for testing a semiconductor wafer using an in-line process control, e.g., within one or more manufacturing processes in a wafer fabrication facility and/or test/sort operation. The method includes transferring a semiconductor wafer to a test station. The method includes applying an operating voltage on a gate of a test pattern on a semiconductor wafer using one or more probing devices. The method includes measuring a first leakage current associated with the operating voltage. If the measured first current is higher than a first predetermined amount, the device is an initial failure. If the measured first current is below the first predetermined amount, the device is subjected to a second voltage. The method includes applying the second voltage on the gate of the test pattern on the semiconductor wafer and measuring a second leakage current associated with the second voltage. If the second measured leakage current is higher than a second predetermined amount, the device is an extrinsic failure. If the second measured leakage current is below the second predetermined amount, the device a good device. The method provides a way to monitor gate oxide integrity and/or process stability using extrinsic measurements according to a specific embodiment. The method includes determining a breakdown voltage associated with the second measured leakage value. In a preferred embodiment, the second measured leakage current is characterized as extrinsic information and the breakdown voltage is characterized as intrinsic information.
申请公布号 US7396693(B2) 申请公布日期 2008.07.08
申请号 US20050227182 申请日期 2005.09.14
申请人 SEMICONDUCTOR MANUFACTURING INTERNATIONAL (SHANGHAI) CORPORATION 发明人 ZHAO ATMAN;TSENG SUMMER;CHIEN W. T. KARY;GONG EXCIMER
分类号 H01L21/66 主分类号 H01L21/66
代理机构 代理人
主权项
地址