TEG pattern and method for testing semiconductor device using the same

摘要

A TEG pattern comprises: a plurality of device isolation layer patterns having a predetermined gap; an active area pattern between adjacent device isolation layer patterns; and metal 1 contact patterns in the active region pattern.