发明名称 Image data reducing device, micro computer, and electronic apparatus
摘要 Aspects of the invention can provide an image data reducing device, a micro computer, and an electronic apparatus that can reduce image data without causing the increase in circuit scale and over spec. The image data reducing device can include a reduced image data generating circuit to which each component of YUV is input in series and that outputs YUV image data after reduced, and an output control signal generating circuit that generates an output control signal for controlling whether each component of YUV is output or not. The reduced image data generating circuit can include a switching circuit that controls the presence of output for each component of image data input in series based on the output control signal. The output control signal generating circuit can include a counting circuit that counts input of Y component and resets the counted value when the counted value reaches the reciprocal number of reduction ratio, and a decimation pattern information storing unit that stores decimation pattern information set in correlation with the counted value of the Y component. The output control signal generating circuit can generate an output control signal based on the counted value of the Y component and the decimation pattern information.
申请公布号 US7394487(B2) 申请公布日期 2008.07.01
申请号 US20040802938 申请日期 2004.03.18
申请人 SEIKO EPSON CORPORATION 发明人 KAJI HIDETAKA
分类号 H04N5/228;G06T3/40;G09G5/00;G09G5/36;H04N1/393;H04N7/26;H04N7/46 主分类号 H04N5/228
代理机构 代理人
主权项
地址