发明名称 Memory system with a configurable number of read data bits
摘要 In some embodiments, a chip includes transmitter circuitry, receiver circuitry, and control circuitry to detect whether a memory module is coupled to the receiver circuitry. The control circuitry selectively provides memory chip configuration signals to the transmitter circuitry to be provided to memory chips to control how many interface lanes in the memory chips are to be used to carry read data in response to a read request and whether some of the interface lanes are used for carrying read data signals or command signals. Other embodiments are described.
申请公布号 US2008151591(A1) 申请公布日期 2008.06.26
申请号 US20060644607 申请日期 2006.12.21
申请人 INTEL CORPORATION 发明人 DORAN KEVIN J.;SALMON JOSEPH H.;WILLIAMS MICHAEL W.
分类号 G11C5/06;H05K5/00 主分类号 G11C5/06
代理机构 代理人
主权项
地址