发明名称 |
REDUCING IDLE LEAKAGE POWER IN AN IC |
摘要 |
A method to reduce idle leakage power in I/O pins of an integrated circuit using external circuitry. Initially, I/O pins on a package are subdivided into those that will also remain powered up and those that will power down during idle state. When a system enters a low power mode, a signal is sent to the external circuitry. The signal notifies the I/O pins that always remain powered up to notify the external circuitry to power down the other set of I/O pins.
|
申请公布号 |
US2008155280(A1) |
申请公布日期 |
2008.06.26 |
申请号 |
US20060615749 |
申请日期 |
2006.12.22 |
申请人 |
HACKING LANCE;KUTTANA BELLIAPPA;PATEL RAJESH;CHOUBAL ASHISH;FLETCHER TERRY;VARNUM STEVEN S;PATEL BINTA |
发明人 |
HACKING LANCE;KUTTANA BELLIAPPA;PATEL RAJESH;CHOUBAL ASHISH;FLETCHER TERRY;VARNUM STEVEN S.;PATEL BINTA |
分类号 |
G06F1/00 |
主分类号 |
G06F1/00 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|