| 摘要 |
A chip stack package comprising an intermediate substrate having a recess, a first chip mounted in the recess, a second chip over the intermediate substrate, a package substrate formed under the intermediate substrate and first plugs through the intermediate substrate is disclosed. The second chip is configured to be electrically connected to the first chip. The first plugs are configured to electrically connect the second chip and the package substrate. |
