发明名称 CYCLIC A/D CONVERTER AND IMAGE SENSOR
摘要 PROBLEM TO BE SOLVED: To provide a cyclic A/D converter and image sensor which is small in occupation area and power consumption and can reduce the occurrence of random noise. SOLUTION: A gain stage 15 of the cyclic A/D converter 11 includes a first capacitor 25, a second capacitor 27, a switch circuit 29, a third capacitor 31, and a fourth capacitor 33. The switch circuit 29 provides a common signal V<SB>COM</SB>to one end 25a of the first capacitor 25 in a first period T1 and the common signal V<SB>COM</SB>to one end 27a of the second capacitor 27 in a second period T2. The first capacitor 25 receives a first signal S1 in the first period T1. Electric charges corresponding to the first signal S1 are accumulated at the other end 25b of the first capacitor 25. The second capacitor 27 receives a second signal S1 in the second period T2. ELectric charges corresponding to the second signal S2 are accumulated at the other end 27b of the second capacitor 27. COPYRIGHT: (C)2008,JPO&INPIT
申请公布号 JP2008141397(A) 申请公布日期 2008.06.19
申请号 JP20060324516 申请日期 2006.11.30
申请人 NATIONAL UNIV CORP SHIZUOKA UNIV 发明人 KAWAHITO SHOJI;FURUTA MASANORI
分类号 H03M1/38;H04N5/335;H04N5/357;H04N5/374;H04N5/378 主分类号 H03M1/38
代理机构 代理人
主权项
地址