Error detection and correction scheme for multi-level cell NAND flash

摘要

An error detection and correction scheme for multi-level cell memory arrays is disclosed. By separating adjacent bits of data into multiple bit streams, the likelihood of error correction is increased.