发明名称 APPARATUS AND METHOD FOR ALIGNING CLOCK PHASE
摘要 A clock phase aligning apparatus and a method thereof are provided to improve the reliability and utility of products by selecting a characteristic adaptable for a system. A clock phase aligning apparatus includes a clock generation unit(100), a sampling unit(200), a phase comparison unit(300), a signal determination unit(400), a multiplexer(600), and a control unit(700). The clock generation unit delays a reference clock and generates N multiple phase clocks. The sampling unit performs a sampling of burst data and aligns a timing of the burst data using the multiple phase clocks. The phase comparison unit calculates a neighboring bit with each bit of the timing-aligned data in response to a control signal to determine a multiple phase having a data change. The signal determination unit accumulates the data outputted from the phase comparison, and maps the accumulated result to a selection signal. The multiplexer selects one of N multiple phase clocks in response to the selection signal. The control unit outputs the control signal using the accumulated result and a signal which indicates the starting of the burst data.
申请公布号 KR20080053171(A) 申请公布日期 2008.06.12
申请号 KR20070091150 申请日期 2007.09.07
申请人 ELECTRONICS AND TELECOMMUNICATIONS RESEARCH INSTITUTE;ICU RESEARCH AND INDUSTRIAL COOPERATION GROUP 发明人 KANG, HO YONG;CHOI, HYUN KYUN;LEE, ROO DA;KWON, YOOL;LEE, MAN SEOP;CHAI, SANG HUN
分类号 H04L7/00;H04B10/00 主分类号 H04L7/00
代理机构 代理人
主权项
地址
您可能感兴趣的专利