| 发明名称 |
Methods and apparatuses for timing analysis of electronic circuits |
| 摘要 |
Methods and apparatuses for timing analysis are provided using stages having an input and at least one output. A circuit portion connected to the output is taken into account when analyzing the stage.
|
| 申请公布号 |
US2008141200(A1) |
申请公布日期 |
2008.06.12 |
| 申请号 |
US20060635380 |
申请日期 |
2006.12.07 |
| 申请人 |
MIRBETH MICHAEL;BARGFREDE JENS |
发明人 |
MIRBETH MICHAEL;BARGFREDE JENS |
| 分类号 |
G06F17/50 |
主分类号 |
G06F17/50 |
| 代理机构 |
|
代理人 |
|
| 主权项 |
|
| 地址 |
|
