发明名称 FLIP-FLOP AND SEMICONDUCTOR INTEGRATED CIRCUIT
摘要 A flip-flop and a semiconductor integrated circuit are provided to easily adjust a timing control of a power supply when the power supply is stopped. A flip-flop includes a clock supply circuit(171), a first hold circuit(111), a second hold circuit(121), an input conversion circuit(131), and a power supply control circuit(151). The clock supply circuit outputs a clock signal which repeats first and second states when a slip signal is not an active state. The clock supply circuit fixes the clock signal to the first state when the slip signal is the active state. The first hold circuit withdraws an input signal during the first state, and holds the input signal during the second state. The second hold circuit withdraws the first signal outputted by the first hold circuit during the second state of the clock signal. The second hold circuit holds the first signal during the first state of the clock signal. The input conversion circuit supplies the second signal outputted by the second hold circuit when the hold signal is an active state. The input conversion circuit supplies an external signal as the input signal when the hold signal is not active state. The power supply control circuit supplies a power to the first hold circuit and the input conversion circuit when the power supply control signal is the active state. The power supply control circuit does not supply the power to the first hold circuit and the input conversion circuit when the power supply control circuit is not the active state.
申请公布号 KR20080053185(A) 申请公布日期 2008.06.12
申请号 KR20070115907 申请日期 2007.11.14
申请人 SONY CORPORATION 发明人 MOTOMURA TETSUO
分类号 H03K3/037 主分类号 H03K3/037
代理机构 代理人
主权项
地址