摘要 |
An ASIC based hardware accelerated simulation engine accelerates the process of logic verification of integrated circuit designs utilizing a field of ASIC chips. The ASIC chips are interconnected by direct connections, with the communication between these chips has to be accomplished by switching technology internal to the chips. The switching technology employs programmable cross-points, that is, hardware elements with input, output and command ports. The programmable cross-points propagate signals from their input ports to their output ports following a given permutation determined by the values on the command port. To program the various logic elements of ASIC chip, the ASIC chip contains an instruction memory. This invention provides a conveyor belt based implementation of the programmable cross-point that has reduced command bit requirements compared to the prior art solution.
|