发明名称 PIXEL CACHE FOR 3D GRAPHICS CIRCUITRY
摘要 Apparatus are provided including device memory, hardware entities, a sub- image cell value cache, and a cache write operator. At least some of the har dware entities perform actions involving access to and use of the device mem ory. The hardware entities include 3D graphics circuitry to process, for rea dy display, 3D images from primitive objects. The cache is separate from the device memory, and is provided to hold data, including buffered sub-image c ell values. The cache is connected to the 3D graphics circuitry so that pixe l processing portions of the 3D graphics circuitry access the buffered sub-i mage cell values in the cache, in lieu of the pixel processing portions dire ctly accessing the sub-image cell values in the device memory. The write ope rator writes the buffered sub-image cell values to the device memory under d irection of a priority scheme. The priority scheme preserves in the cache bo rder cell values bordering one or more primitive objects.
申请公布号 CA2667736(A1) 申请公布日期 2008.05.22
申请号 CA20072667736 申请日期 2007.11.08
申请人 QUALCOMM INCORPORATED 发明人 TORZEWSKI, WILLIAM;YU, CHUN;BOURD, ALEXEI V.
分类号 G06T1/60;G09G5/36 主分类号 G06T1/60
代理机构 代理人
主权项
地址
您可能感兴趣的专利