| 摘要 |
A look-up table cascade circuit having N look-up tables connected in cascade for implementing a desired logic function, comprising: N memory cell arrays for storing data of the look-up table in memory cells; N input select circuits for selecting a word line and bit lines to specify memory cells based on an input variable to the look-up table; N output circuits for selectively coupling data in the memory cells selected by the input select circuit to an input/output path and for outputting the data as an output variable of the look-up table; and N-1 connection circuits arranged between each preceding output circuit and each subsequent input select circuit, for receiving an external input variable and the output variable output from each preceding output circuit, and for selectively distributing all or part of an external output variable and the input variable based on connection information.
|
