摘要 |
A radiation hardened latch and a method of operation. To mitigate SET effects, the latch includes an internally located pulse rejection inverter. The pulse rejection inverter receives an input logic signal, delays it, and compares the delay logic signal to the input logic signal. If the input logic signal and the delayed logic signal are equivalent, the delayed logic signal is allowed to propagate through the pulse rejection inverter. Because the pulse rejection inverter is internally located, SET events that occur upstream or internal to the latch or on clock signaling are mitigated.
|