发明名称 POWER SUPPLY NOISE ANALYSIS PROGRAM, RECORDING MEDIUM, POWER SUPPLY NOISE ANALYSIS APPARATUS AND POWER SUPPLY NOISE ANALYSIS METHOD
摘要 PROBLEM TO BE SOLVED: To shorten the time for power supply noise analysis and increase the work efficiency. SOLUTION: Power supply wiring dimension data, transistor performance data and substrate dimension data in a semiconductor integrated circuit are extracted from divided layout data in each region of the semiconductor integrated circuit generated from layout data on the semiconductor integrated circuit. A power supply wiring model, a transistor model and a substrate model are generated as components of a power supply noise analysis model from the various data thus extracted, and the power supply noise analysis model is created from the various models thus generated. COPYRIGHT: (C)2008,JPO&INPIT
申请公布号 JP2008112233(A) 申请公布日期 2008.05.15
申请号 JP20060293509 申请日期 2006.10.30
申请人 FUJITSU LTD 发明人 MURAMATSU ATSUSHI;SASAGAWA RYUHEI;SATO TOMIO
分类号 G06F17/50 主分类号 G06F17/50
代理机构 代理人
主权项
地址