摘要 |
A shift register includes a first transistor connected between an output terminal and a first clock terminal, a second transistor connected between the output terminal and a first power terminal, and an inverter in which a first node to which the gate of the first transistor is connected serves as an input node and a second node to which the gate of the second transistor is connected serves as an output node. The inverter has third and fourth transistors connected in series between the second node and a first power terminal, both having their gates connected to the first node, a fifth transistor connected between the second node and a third power terminal having its gate connected to the third power terminal, and a sixth transistor connected between a fourth power terminal and a third node serving as a connection node between the third and fourth transistors. The sixth transistor has its gate connected to the second node.
|