| 摘要 |
In a data processing system in which a host processing apparatus and a storage subsystem are connected via a channel interface, the present invention makes it possible to expand the number of logical device addresses in excess of the device address limitations of the channel interface, and also enhances the performance of parallel access processing for the same logical device. When an access request is generated for a logical device, the host processing apparatus stores the logical device address to be accessed in a prefix command of a channel command word (CCW) for the access request, sets this CCW in a device information block of a frame which complies with the channel interface, sets a parallel access identifier for identifying a plurality of accesses for the same device in a device address of this frame, and then sends this frame to the storage subsystem.
|
