发明名称 Pulsed flop with scan circuitry
摘要 In one embodiment, a storage circuit comprises a first passgate having an input coupled to receive a signal representing a data input to the storage circuit and further having an output connected to a storage node in the storage circuit. The storage circuit also comprises a scan latch having an input connected to a scan data input to the storage circuit and further coupled to receive a scan enable input. The scan latch is configured to store the scan data input responsive to an assertion of the scan enable input, and also comprises a second passgate connected to the storage node and having an input coupled to receive the stored scan data. Each of the first passgate and the second passgate are coupled to receive respective pairs of control signals to control opening and closing of the passgates, wherein the scan enable signal controls which of the respective pairs of control signals are pulsed. In this manner, only one of the first passgate and the second passgate is opened in a given clock cycle of a clock signal from which the pulses are generated.
申请公布号 US7373569(B2) 申请公布日期 2008.05.13
申请号 US20050304854 申请日期 2005.12.15
申请人 P.A. SEMI, INC. 发明人 KLASS EDGARDO F.
分类号 G01R31/28 主分类号 G01R31/28
代理机构 代理人
主权项
地址