| 摘要 |
A memory device and a method thereof. The memory described includes a control module and a single-port memory array. The control circuit generates control signals according to a clock signal, a read command signal and a write command signal. The single-port memory array is accessed according to the control signals.
|
