Logical-to-physical lane assignment to reduce clock power dissipation in a bus having a variable link width

摘要

A bus permits the number of active serial data lanes of a data link to be re-negotiated in response to changes in bus bandwidth requirements. In one embodiment, clock buffers not required to drive active data lanes are placed in an inactive state to reduce clock power dissipation.