发明名称 CLOCK DATA RECOVERY SYSTEMS AND METHODS FOR DIRECT DIGITAL SYNTHESIZERS
摘要 <p>A system and method for clock data recovery for programming direct digital synthesizers is disclosed. A counter (410) is used to calculate a coarse measurement of the clock frequency of a received digital signal (102), and a tap delay line (606) is used to calculate a fine measurement of the clock frequency of the received digital signal. The coarse and fine measurements are used to calculate a value for programming a direct digital synthesizer to produce a clock signal that is an approximate replica of the clock frequency of the received digital signal (102).</p>
申请公布号 WO2008051699(A1) 申请公布日期 2008.05.02
申请号 WO2007US80664 申请日期 2007.10.08
申请人 MOTOROLA, INC.;CAFARO, NICHOLAS G.;STENGEL, ROBERT E. 发明人 CAFARO, NICHOLAS G.;STENGEL, ROBERT E.
分类号 H04L7/00 主分类号 H04L7/00
代理机构 代理人
主权项
地址
您可能感兴趣的专利