| 摘要 |
PROBLEM TO BE SOLVED: To provide an inverter circuit that reduces a circuit scale, prevents a through-current from flowing, and reduces power consumption when applied to a delay circuit or the like. SOLUTION: The inverter circuit is provided with a MOS transistor P11 turned on/off by an input signal IN1, an N-type MOS transistor N11 turned on/off by an input signal IN2, and two MOS transistors P12, N12 connected in series while being connected with a gate and a drain. The MOS transistor P11, the MOS transistors P12, N12, and the MOS transistor N11 are serially connected between a first power supply VDD and a second power supply VSS. An output signal OUT1 is extracted from a common coupling joint between the MOS transistors P11, P12. An output signal OUT2 is extracted from a common coupling joint between the MOS transistors N11, N12. COPYRIGHT: (C)2008,JPO&INPIT
|
