| 摘要 |
A phase-slipping phase-locked loop which generates an output signal whose frequency is a non-integer multiple of a reference frequency. The PLL has a first input for receiving a first binary value i which specifies an integer portion of the frequency multiplier, and a second input for receiving a second binary value f which specifies a fractional portion of the frequency multiplier. A multi-phase VCO has a plurality v of outputs on equal phase shifted spacing. The phase slipping is applied every i cycles, and the second binary value f specifies a phase slip stride, such that the frequency multiplier equals i + f/v.
|
